Wireless Network-on-Chip using Deep Reinforcement Learning

Suraj Jog

Zikun Liu, Antonio Franques, Vimuth Fernando, Sergi Abadal, Josep Torrellas, Haitham Hassanieh





Network-on-Chip architectures have been instrumental to multicore processors

- 1. Fast Synchronization Between Parallel Threads
- 2. Data Sharing between cores for Cache Coherency



Intel Teraflops Research Chip (2007)

World's first programmable 80-core chip to deliver more than 1 Teraflops compute

Performance Bottlenecked by "Coherence Wall"



Speedup gained by parallelism is outweighed by the wired network's communication cost for keeping caches coherent

NoC's ability to ensure cache coherency and synchronization is slower than execution on each core

Augment NoC with Millimeter-wave Transceivers



 Latency: Enables every core to reach every other core in just 1-hop

Augment NoC with Millimeter-wave Transceivers



- Latency: Enables every core to reach every other core in just 1-hop
- 2. Broadcast: Local changes in the cache of a core can be instantaneously replicated at all other cores with single packet transmission

Prototypes of wireless NoC transceivers that deliver multi-Gbps links while imposing low overhead



1 Gbps 60 GHz OOK Transceiver Board Assembly with Folded Dipole Antenna

60 GHz Fully Integrated Transceiver System Prototypes of wireless NoC transceivers that deliver multi-Gbps

links while imposing low overhead



2010

1 Gbps 60 GHz OOK Transceiver

IEEE JSSC 2010



Board Assembly with Folded Dipole Antenna



6 Gbps 90 GHz Transceiver



18.7 Gbps 60 GHz OOK Demodulator

A. Adapting to Dynamic Traffic Patterns



Traffic patterns can change drastically across different cores, difference time intervals, and different applications

- B. Complex Dependencies from Synchronization Primitives
 - Barriers and locks lead to non-trivial relationship between delivery time of packet on NoC and progress of execution



Multiapplication Jobsets

- B. Complex Dependencies from Synchronization Primitives
 - Barriers and locks lead to non-trivial relationship between delivery time of packet on NoC and progress of execution



B. Complex Dependencies from Synchronization Primitives

• Barriers and locks lead to non-trivial relationship between delivery time of packet on NoC and progress of execution



Traditional MAC protocols treat each packet as equally important

B. Complex Dependencies from Synchronization Primitives

• Barriers and locks lead to non-trivial relationship between delivery time of packet on NoC and progress of execution



Hand-Tuned protocols cannot optimize for these complex hard-tomodel dependencies

Can we learn protocols that can adapt to dynamic traffic while optimizing for complex dependencies?

NeuMAC

Leverages Deep RL to generate new MAC protocols that can learn structure in traffic patterns and dynamically adapt the protocol

Translation of Deep RL output to a MAC protocol

Design Constraints:

- 1. Can't run deep inference every CPU time slot
 - Past work on RL for MAC does inference per packet [ICA3PP 2013, IEEE J-SAC 2019, Computer Communications 2020, Electronics 2020]
- 2. Versatile enough to emulate large span of protocols
- 3. Should use reasonable number of parameters

NeuMAC's 2 Layer Parameterized Protocol

• First Layer: Underlying TDMA schedule



- Second Layer: Probabilistic CSMA schedule Overlayed
- NeuMAC assigns contention probabilities p_i to cores for opportunistic channel capture
- Number of parameters is restricted to N for an N core processor
- 2-Layer Protocol Design



• All $p_i = c > 0 \rightarrow$



- All $p_i = c > 0 \rightarrow CSMA$ Protocol with tunable aggresion
- All $p_i = 0 \rightarrow$



- Can gracefully shift from TDMA to CSMA scheme while supporting all intermediate protocols
- Allows fine grained control to each core's action so as to generate highly optimized protocols



Translation of Deep RL output to a MAC protocol

Design Constraints:



Can't run deep inference every CPU time slot



Versatile enough to emulate large span of protocols



Should use reasonable number of parameters



NeuMAC Agent

Wireless Network-on-Chip



NeuMAC Agent

Wireless Network-on-Chip



NeuMAC Agent

Wireless Network-on-Chip

NeuMAC Agent

Wireless Network-on-Chip

We use end-to-end execution time as reward r_t instead of network metrics

Evaluation

- We implemented NeuMAC on a 64 core multiprocessor using a cycle-accurate architectural simulator, Multi2sim
- To evaluate NeuMAC's generalizability, we test on 9 different applications from diverse domains using k-fold cross validation

Over CSMA Over TDMA

Over CSMA Over TDMA

Over CSMA Over TDMA

NeuMAC can achieve up to 1.69x to 3.74x speedup over baselines

- NeuMAC can achieve up to 1.69x to 3.74x speedup over baselines
- Similar trends over Optimal CSMA and Adaptive Switching 1.37x to 1.56x speedups
- Scaling up to 1024 cores, NeuMAC improves throughput up to 64x and reduces latency by 3 orders of magnitude

To conclude

- NeuMAC can learn and adapt to highly dynamic and complex traffic patterns at a very fine granularity
- NeuMAC achieves 1.37x-3.74x application speedup, and can scale the gains with the number of cores
- mmWave NoCs opens up a new paradigm in chip interconnect designs, and allows programmers to overhaul the way parallel programs are written

Thank You!

Contact: sjog2@illinois.edu